Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Urgently,about subthreshold circuit design in CMOS process

Status
Not open for further replies.

rficd

Junior Member level 3
Joined
Jun 7, 2006
Messages
30
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,517
ALL,
I meet a puzzle problem. In voltage follower design, I find many transistors in threshold region and the performance is good for large power supply variation. According to the general rule, the transistors should be in active region. I get the result that the performance is better while the transistor in subthreshold than that in active with the large power supply variation after I try many times.
maybe there is some magic. Please give me some pieces of advice on the problem.
Or someone can upload some design material about subthresold circuit design in CMOS process.
Is the subthresold circuit design is popular now in commercial CMOS IC design.
ALso, Is the subthreshold circuit robust while the power supply varies widely.
 

Re: Urgently,about subthreshold circuit design in CMOS proce

I really doubt your comment on better power supply regulation in sub-threshold region. Since, power supply noise rejection mainly depends on the output impedence of the MOSFET, and the output impedence is independent of the operating region and depends only on the bias current.

Sub-threshold or Weak inversion (W.I) operation is widely used in places where they need very low power consumption. typically in W.I region the MOSFETs are biased at 1uA, leading to very low power consumption.

Please try to find any paper by Prof. Eric Vittoz or Christain Enz to know more on Sub-threshold operation.


Prakash.
 

Re: Urgently,about subthreshold circuit design in CMOS proce

can you please post some papers from the authors?
 

Re: Urgently,about subthreshold circuit design in CMOS proce

Subthreshold region it looking to be good but in that region the transistor does not goes in to cutoff region in any condition which is the major problem for chip designer . Also this technology has a problem to interface with current technology .
 

Since February 2011 it'll be available on JSSC the design methodology of Subthreshold Voltage References, its DOI is 10.1109/JSSC.2010.2092997
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top