Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Urgency] What's the difference between NAND Tree and JTAG ?

Status
Not open for further replies.

wjccentury

Junior Member level 2
Joined
Sep 12, 2005
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,484
nand tree

I found in our chip nand tree and jtag both used. In my opinion, jtag is enough to test chip pins. Why we nand tree?

Who can tell me why? Thank you !!!!
 

nand tree test

hi
can u briefly tell how this jtag works
 

nand tree testとは

There may be some pins not covered in the boundary scan chain (analog, differential, etc.) and the design may have put the NAND tree in to cover those. NAND tree is OK (and quick for ATE device-level test), but for board test, JTAG is a more standard approach, and I'm sure preferred by board test engineers.

John
DFT Digest
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top