Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Up/down counter VHDL programming

Status
Not open for further replies.

kcinimod

Member level 3
Joined
Dec 19, 2011
Messages
63
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,714
how should i write the VHDL codes for a counter that does a up count for the first input, down count for the second input, up count for the third input and so on ??
 

dave9000

Full Member level 2
Joined
Dec 5, 2011
Messages
146
Helped
40
Reputation
80
Reaction score
38
Trophy points
1,308
Activity points
2,129
The description is not clear.
I guess that at each input pulse the operating mode of the counter toggles between up and down.
So you need (guess what) a toggle flip-flop whose output is the OPERATING_MODE signal - used to control the counter operations.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top