Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Up-Down Counter sequence

Status
Not open for further replies.

julian403

Full Member level 5
Joined
Feb 28, 2014
Messages
254
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Location
Argentina
Activity points
2,105
Hello, I have to do a counter which make a sequence and when I get to the top do the reverse. For example, the counter has to do the next sequence: 7 - 3 - 1 - 5 and when it get to the last one do the next 5- 1 - 3 -7 and when it get the last one do 7- 3 - 1 - 5 .....

I thought I must do 2 counters, one with the sequence (7-3-1-5) and the other with (5-1-3-7):

Using FF type D the first sequence is D3= Q2' D2= Q3 D1=1

And using FF type D the second sequence is D3= Q2 D2 = Q3' D1=1.

I did it by separate but I do not know how to unite them. Or maybe there is a way to do just one counter and with logic gates make the oposite sequence. Can you help me?

I did not find a sample or how to do it in the books or in internet. I have Digital Systems: Principles and Applications by Tocci
 
Last edited:

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,643
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,727
I think you are mixing up terms like counter and state machine. Both use registers or FF's

Unless I misunderstand you ... maybe you want a pulse dial phone that sequences bursts of pulses using numbers in forward and reverse sequence but it doesn't sound like you want a counter, but some count is needed for your state machine for a sequence of 4 parallel bits in BCD.
 

Ashish Agrawal

Member level 3
Joined
Mar 24, 2015
Messages
60
Helped
8
Reputation
16
Reaction score
8
Trophy points
8
Activity points
499
Hi,

I think you need a sequence like this 7-3-1-5-1-3-7.

You need to generate count_up (4th bit) to design this counter.
So basically 4 FFs are required, 3 for count value output and 1 for count_up.
Count_up is set (1) when count value reaches to 5 and reset when count value reaches to 7.

inputs outputs
count_up count count_up count
0 111 0 011
0 011 0 001
0 001 0 101
0 101 1 001
1 001 1 011
1 011 1 111
1 111 0 011

Now by using 4 input K-map, you can get the equations.
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top