Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Unsymmetric differential amplifier

Status
Not open for further replies.

Aravind_tucson

Junior Member level 1
Joined
May 24, 2006
Messages
16
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,376
Could somebody please explain how the gain of a MOS differential amplifier changes with unsymmetrical input transistors.
Unsymmetric as in different W/L ratios. Usually both the input transistors have the same sizing.
 

The unsymmetric match input pair has difference gain. For example, two-stage OPA output gain is unsymmetric. Also, ouputs has HD/DC and SR unsymmetric issue. But I think unsymmetric design case 'ONLY' suit fully-differential structure.

B.R.
Jerry[/youtube]
 
hi!

unsymmetric input diff pairs cause mismatch to your diff stage. if you notice you have a "tail" to control the current flowing through both pairs, ideally you have identical sizes so same currents flow through them. since current is proportional to W/L in a mosfet, diff W/L ratios mean different current through your transistors. usually gain is equal to gmRo where gm is transconductance and Ro is inversely proportional to current Ids. when you change W/L, you change current and you change Ro hence the gain also changes. usually gain is inversely proportional to current.

- al
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top