Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

undesirable coupling mechanisms when the LO inductor is placed off-chip.

Status
Not open for further replies.

Osawa_Odessa

Banned
Full Member level 3
Joined
Dec 31, 2012
Messages
168
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Visit site
Activity points
0
I really don't understand what and how undesirable coupling mechanisms in the example. Could you explain it in detail?
94300d1375326072-wire-bond.jpg

Thanks for help.
 

Attachments

  • Wire bond.JPG
    Wire bond.JPG
    57.2 KB · Views: 114

I am not a chip-fab expert. But in more-general terms, the bond wire is an additional impedance, due to the additional length (inductance L and resistance R). So any current through the bond wire would induce voltage componentss across it, Ri + Ldi/dt, giving conductive coupling into the chip as well as the ground. And since the ground conductor would probably be longer, there might also be more "ground bounce" voltage. But there's also another type of coupling mechanism: The loop enclosed by the inductor current's path could be much larger, since the signal and ground paths are longer, and the signal path and its ground path would probably also have a much greater separation distance. So, according to Faraday's Law, there would be more radiated coupling (either received or transmitted or both), between that loop and all other circuits, and also from all external EM fields, in proportion to the change in the area enclosed by the loop.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top