Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

unable to understand Synplicity pro warning

Status
Not open for further replies.

s3034585

Full Member level 4
Joined
May 24, 2004
Messages
226
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,087
pruning register synplicity

Hi Guys
I am using synplicify pro 7.7 for synthesis. While synthesis i am getting a warning as follows:
@W: CL169: mycode.vhd(177): Pruning Register rslt_req_ff(1)

I tried to search this on net but didnt get any info on it. Can any one please tell me about it.

Thanks in advance
tama
 

pruning register warning

Can you post ur code here??
 

i believe that the register in question is redundant and the tool has either removed or multiplexed it with some other register.
 

Hi,

This warning occurs when the compiler or mapper detects a register fixed at a constant value, either through optimization or through constant propagation, and then removes it. In your case the register bit rslt_req_ff(1) must have been fixed at a constant value. Hence you can avoid the warning message by using the directive "syn_preserve" for the specific register. [i.e /*synthesis syn_preserve=1 */ ]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top