they
Junior Member level 2
Does anybody face the problem when sythesis can't met the timing (around 400Mhz to 500Mhz) constraint when adder in Synopsys Design Ware library is used in a module, with some multiplexers added in the design? The technology used is 0.13um... and synthesized with Design Compiler...