Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

typical guideline for floor planning

rahuljnvlsi

Newbie
Newbie level 3
Joined
May 7, 2018
Messages
3
Helped
0
Reputation
0
Reaction score
1
Trophy points
3
Activity points
33
What are the typical guideline while doing the floor planning ? for example, how much space should be left between the memory ?
Is it depends on the memory size ?
Should be place memory in centre or near interface ?
how the routing done over the memory ?
 
Memory is not exactly the most sensitive IP out there. You typically can place logic very close to it and route on top of it. The golden rule still is to follow the guidelines of the IP provider, which typically will be strict with regards to power delivery.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top