Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Two dimensional input port in verilog, compilation error with unpack_array macro

Status
Not open for further replies.

hulk789

Junior Member level 3
Joined
Jul 18, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
211
Referring to previous thread https://www.edaboard.com/threads/80929/

`UNPACK_ARRAY(4,16,in,pack_4_16_in)
|
ncvlog: *E,EXPEND (pack.v,12|34): Expecting the keyword 'end' [12.1.3(IEEE 2001)].
(`define macro: UNPACK_ARRAY [pack.v line 3], file: pack.v line 12)
`UNPACK_ARRAY(4,16,in,pack_4_16_in)
|
ncvlog: *E,UMGENE (pack.v,12|34): An 'endgenerate' is expected [12.1.3(IEEE 2001)].
(`define macro: UNPACK_ARRAY [pack.v line 3], file: pack.v line 12)
`UNPACK_ARRAY(4,16,in,pack_4_16_in)
|
ncvlog: *E,EXPENM (pack.v,12|34): expecting the keyword 'endmodule' [12.1(IEEE)].
(`define macro: UNPACK_ARRAY [pack.v line 3], file: pack.v line 12)
endmodule // example
|
ncvlog: *E,UMGENE (pack.v,20|8): An 'endgenerate' is expected [12.1.3(IEEE 2001)].
module worklib.example:v
errors: 4, warnings: 0
the following errors are obtained while compiling your code
 
Last edited by a moderator:

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,365
Helped
14,245
Reputation
28,751
Reaction score
12,931
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,954
Looks like an incorrect copy and past problem.

You should better append the actual code you have compiled.
 

hulk789

Junior Member level 3
Joined
Jul 18, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
211

Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
`define PACK_ARRAY(PK_WIDTH,PK_LEN,PK_SRC,PK_DEST);    genvar pk_idx; generate for (pk_idx=0; pk_idx<(PK_LEN); pk_idx=pk_idx+1) begin; assign PK_DEST[((PK_WIDTH)*pk_idx+((PK_WIDTH)-1)):((PK_WIDTH)*pk_idx)] = PK_SRC[pk_idx][((PK_WIDTH)-1):0]; end; endgenerate
 
`define UNPACK_ARRAY(PK_WIDTH,PK_LEN,PK_DEST,PK_SRC); genvar unpk_idx; generate for (unpk_idx=0; unpk_idx<(PK_LEN); unpk_idx=unpk_idx+1) begin; assign PK_DEST[unpk_idx][((PK_WIDTH)-1):0] = PK_SRC[((PK_WIDTH)*unpk_idx+(PK_WIDTH-1)):((PK_WIDTH)*unpk_idx)]; end; endgenerate
 
 
module example (
    input  [63:0] pack_4_16_in,
    output [31:0] pack_16_2_out
    );
 
wire [3:0] in [0:15];
`UNPACK_ARRAY(4,16,in,pack_4_16_in)
 
wire [15:0] out [0:1];
`PACK_ARRAY(16,2,in,pack_16_2_out)
 
 
// useful code goes here
 
endmodule // example

 
Last edited by a moderator:

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,365
Helped
14,245
Reputation
28,751
Reaction score
12,931
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,954
I see several conflicts with usual Verilog syntax. Don't know in which context the original code had been used.

According to my (limited) Verilog knowledge, the macros should look like below:


Code Verilog - [expand]
1
2
3
`define PACK_ARRAY(PK_WIDTH,PK_LEN,PK_SRC,PK_DEST)    genvar pk_idx; generate for (pk_idx=0; pk_idx<(PK_LEN); pk_idx=pk_idx+1) begin:b1 assign PK_DEST[((PK_WIDTH)*pk_idx+((PK_WIDTH)-1)):((PK_WIDTH)*pk_idx)] = PK_SRC[pk_idx][((PK_WIDTH)-1):0]; end endgenerate
 
`define UNPACK_ARRAY(PK_WIDTH,PK_LEN,PK_DEST,PK_SRC) genvar unpk_idx; generate for (unpk_idx=0; unpk_idx<(PK_LEN); unpk_idx=unpk_idx+1) begin:b2 assign PK_DEST[unpk_idx][((PK_WIDTH)-1):0] = PK_SRC[((PK_WIDTH)*unpk_idx+(PK_WIDTH-1)):((PK_WIDTH)*unpk_idx)]; end endgenerate

 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top