Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

TSMC 28nm experience with dynamic circuit design

Status
Not open for further replies.
S

semb

Newbie level 1
Newbie level 1
Joined
Jul 9, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
7
I'm looking for experience and help with a design where I want to use dynamic flops, dynamic latches or transmission gates to build a pipeline in TSMC 28nm. Has anyone here done this, did you use someone's standard cells, or do your own, and did you have any problems matching your simulated results with what happened with real silicon? I'm also wanting to work with fairly low voltages - 0.6v or 0.7v. Please get in touch if you have eny experience in this field.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top