Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

tri-stating in verilog A

Status
Not open for further replies.

Aforak

Newbie level 5
Newbie level 5
Joined
May 16, 2013
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,325
Hi,
In my verilog-A module, I have to create a tristate. I know how to create that in
verilog, but how to do that in verilog-A? help!!

Thanks
Aforak
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top