knark
Junior Member level 1
i am encountering a strange problem while simulating my transmition gate which i will be using for flip flop, which will eventually be used for designing PFD of PLL.
the output gives some periodic distortion which even appears if there is no input !!
the schematic, symbol and output pics are attached
any sort of help will be appreciated
regards
the output gives some periodic distortion which even appears if there is no input !!
the schematic, symbol and output pics are attached
any sort of help will be appreciated
regards