Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

transition times - synthesised Datapaths

Status
Not open for further replies.

Anand Bulusu

Newbie level 2
Joined
May 24, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hi,
Can we safely assume that the ratio of input and output transition times tends to be close to unity in synthesised standard cell based (optimized to meet timing closure) critical paths?

With regards,
Anand Bulusu
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
No, I dont think you can do that. but I am curious to know what do you need this info for? I mean who cares?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top