Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

transition time reduction???

Status
Not open for further replies.

neetinsingh

Member level 2
Joined
Jun 18, 2007
Messages
50
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,607
How transition time get reduced after inserting buffer at the driving pin of the cell?
 

Because insert buffer will add some capicity for the driving pin!
 

can u be bit elaborative.....i didnt get ur point....
 

Buffers increases the drive strength to your load (in the form of capacitance), therefore the transition (slope) from 0->1 or 1->0 will be faster.

However, it will also increase the latency because it's just another level of logic in your path.

Think of it like this. Before you insert the buffer, you have a little guy lifting the load and doing it slowly. After inserting the buffer, you have a strong guy lifting the same load and doing it much faster.

- Hung
 

hey hung....thanks a ton.....i really appreciate ur effort for putting thing in a simple way....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top