Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Transfer function clarification

Status
Not open for further replies.
Show the response of your circuit to a square wave (e.g. 1 Hz period) and ask again.
 

I did the simulation as suggested. For a pulse high input, response is same but for pulse low, output is zero. But I did not still get the point. Apologize for that.
 

How does the up counter generate the falling output signal edge?
 

Hi FVM

yes you are right. The TF of VFC and counter is not k/s. How to model TF of a counter? Can it be compared to a dead time process?
 

Time discrete averager, see post #17. Can be formed by integrator + sampler + differentiator.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top