Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Transaction Level Modeling

Status
Not open for further replies.

yesme@

Member level 1
Joined
Jun 21, 2005
Messages
38
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,570
Hi guy,

I try to model something in SystemC TLM but I 've understood just a litle about TLM. I cannot distinguish what is main difference between SystemC TLM and SystemC RTL ?

Can anybody explain ?
 

khorram

Full Member level 4
Joined
Oct 27, 2004
Messages
212
Helped
13
Reputation
26
Reaction score
1
Trophy points
1,298
Activity points
1,892
TLM means that you should describe your design based on transcations not signals. I RTL coding you have to describe the details of signaling. For example when you want to access a memory for reading, you should specify the following signaling in RTL modeling:
1) Activate the Mem
2) Send Read signal to Mem
3) Send Address signals to Mem
4) Get the related Data

But in TLM, you just write a function like ReadMem(Address, Data).

rgds,
KH
 

    yesme@

    Points: 2
    Helpful Answer Positive Rating

eeeraghu

Full Member level 4
Joined
Jun 3, 2005
Messages
222
Helped
26
Reputation
50
Reaction score
9
Trophy points
1,298
Activity points
3,384
Thanks for the help,
But what all the things we have to consider when we are going for systemC TLM's, have you any good notes for this so that i can implement. What would be the main applications regarding these TLMs as said above that memory etc
please it would be great if i know these.

thanks
raghu
 

Thomson

Full Member level 3
Joined
Oct 15, 2004
Messages
181
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,400
TLM is more abstract than RTL, which shall mainly focus on the subjects of transactions/packets instead of the separated signals. In RTL, if you're familiar with it, you should have a good comprehension that RTL is focused on the description of registers and its signals transfer logics. However, TLM shall lift the modleing level which makes you more easily construct your intent.

TLM shall hide the detailed hardware signalling transfer and its implementation mechansim, so that, to some extent, you're descripting the property of the model instead of the signals trasferring. From this point, you may say this mechanism is based on Transactors/BFM concepts.

For good discussion on this top, you shall the following documents.
 

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
231
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
I remember when i read testbuilder document, it said TLM just Bus function model.
 

Thomson

Full Member level 3
Joined
Oct 15, 2004
Messages
181
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,400
somewhat similar, but not complete!

as far as bus interfaces are conerned, this is correct!

However TLM stands for a high-level modeling methodology as a whole!
 

yesme@

Member level 1
Joined
Jun 21, 2005
Messages
38
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,570
TLM is a modeling method in that the operator communicate themselve by their transactions, not signals.

When you make your design in TLM it means that your design don't have any clock. So it must use transaction-event to establish the communication and synchronization.

SystemC TLM is used full for verifacating the functions of your project but not complete in the term of timing.

That is something after I made my project in SystemC TLM.
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,738
Simply, as the expression implies : the TLM is based on exressing the aspect of a certain system as a set of transactions. For example, if you are modeling a communication network like a WLAN, you don't need to specify any timing for the packets, you don't need to infer any clock .. you can just write thesupposed packets in an input file, read this file from inside the SystemC TX model, and dump the output of the TX send port in another file (say VCD file). Then see the contents of this output file if correctly the TX has modulated the packets and so on.
In RTL, you can't do just this .. you need to specify the clock, reset, enable, registers, .. etc. This is what RTL for.
 

noorullam

Newbie level 4
Joined
Oct 13, 2005
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,336
Hi I'm Noor,
New to this group. Basically we will Transaction Level Modeling for the Bus interfaces like we have AMBA,OCP etc. Here we will have transcations rather than signals. A transaction will inturn consist of transfers.

TLM approach is very fast and and we can model a huge platform with this.

with regards
Md.Noorulla
HCL Technologies,Noida,India
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top