Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Too fast for 24Mhz logic analyzer?

Status
Not open for further replies.

Tuppe

Member level 2
Joined
Oct 22, 2011
Messages
46
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,789
Flash chip too fast for 24Mhz logic analyzer?

Hello, just a quick noob question if I'm making the correct conclusion about this problem.

I'm trying to probe 75MHz SPI Flash using 24MHz logic analyzer(Saleae knockoff).
This is probably a dumb question, but I'm getting somewhat erratic CLK signal(attached image) with every sampling frequency(1-24MHz). Is this because the logic analyzer can't keep up?
Are CLK signals always just pure square wave? Why is there a distinct pauses in that signal I got?

Can I read these fast flash chips at all with this, is there any workaround? What kind of device would I need for this?
The 24MHz limit seems to make this analyzer pretty useless in most cases...

This is the flash chip:
WINBOND 25016BVS1G
http://support.spectrumdigital.com/boards/evmomapl137/revg/files/102801-0001R-SPIFlash.pdf
"SPI Clock frequencies up to 75MHz."
 

Attachments


FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,667
Helped
14,078
Reputation
28,413
Reaction score
12,742
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,935
The interesting parameter is the actual SPI bus clock frequency, not the maximum rate of 75 MHz. You should also probe the CS line.
 
  • Like
Reactions: Tuppe

    Tuppe

    points: 2
    Helpful Answer Positive Rating

Tuppe

Member level 2
Joined
Oct 22, 2011
Messages
46
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,789
The interesting parameter is the actual SPI bus clock frequency, not the maximum rate of 75 MHz. You should also probe the CS line.
Good point!
I realized that my UT61E multimeter has frequency option, so I probed CLK line and got solid 9.3MHz. The RTL8196C(the device's main IC) datasheet says:
Targeted SPI Flash Frequency: Up to 78MHz (when the SDRAM clock is 156MHz)
SPI Clock = (SDRAM Clock) / (SPI_CLK_DIV)
000: DIV = 2
...
111: DIV = 16
So I reckon that 156/16=9.75MHz might indeed be the actual CLK frequency.

I attached CS probe, and suddenly I got some (seemingly) valid data!

Does this waveform look like legit data? The CLK line is still waving around between exactly 8MHz/12MHz for some reason. I'm not sure is that normal(which is my main question in this topic).
Could it be, that the 9.75MHz isn't divisible by my logic analyzer 24MHz? Should it matter?
 

Attachments

Last edited:

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,667
Helped
14,078
Reputation
28,413
Reaction score
12,742
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,935
The essential point is if you are possibly missing clock cycles. With a clock frequency below 12 MHz, this won't be the case (assuming 50 % clock duty cycle). As a quick test, all SPI transactions should have an integer multiple of 8 clock cycles. Looks like it is.
 
  • Like
Reactions: Tuppe

    Tuppe

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top