Hi,
Is there any way to shift the data coming on rising edge clock, half cycle before in VHDL? I tried with falling edge instead of rising edge but unfortunately it didn't produce the result.
Code:
shift_halfclk:process(clk)
begin
if falling_edge(clk) then
data_half_shifted <= data;
end if;
end process;