Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing violations

Status
Not open for further replies.

nihanic

Newbie
Joined
May 3, 2019
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
74
Hi! Can you please help? In my block, I have one Scan clock and One Functional clock. There are two generated clocks from the Functional clock and one generated clock from the Scan clock. Now, most of the setup violations (reg2reg) are coming from the launch flop triggered by generated clock of Scan clock and capture flop triggered by generated clock of Functional clock or vice versa. Are these valid timing paths? SDC has these Functional clock and SCAN clock declared as asynchronous, but not the generated clocks. If I create two clock groups as below and declare them as asynchronous, then those paths don’t show up and this solves my problem. Is this correct?

Group 1- {Scan clock, Generated clock from Scan clock}

Group 2: {Func clock, Generated clock from Func clock}
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
348
Helped
176
Reputation
350
Reaction score
169
Trophy points
1,323
Activity points
3,701
In the real silicon, will both generated clocks operate at the same time? If no - your proposal about clock groups is correct.
 

    nihanic

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top