Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing simulation using SDF file in tetramax

Status
Not open for further replies.

Kamya ahuja

Newbie level 4
Joined
Jun 8, 2020
Messages
6
Helped
0
Reputation
0
Reaction score
1
Trophy points
1
Activity points
62
can we do timing simulation using SDF file in tetramax, why is it advised to use VCS for simulation?
 

Because a simulator engine is required for simulation. As far as I know Tetramax tool is a pattern generator.
You can write a script which uses the test patterns generated by Tetramax to simulate your design (any form) and then compare the results.
 

Because a simulator engine is required for simulation. Tetramax tool is not a design simulator. You need a simulator such as VCS.
But then TestMAX ATPG Simulation Waveform Viewer (SWV) can be used to debug functional pattern mismatches by displaying the failing simulation values.
 

I think a Simulator and a Simulation Waveform Viewer (SWV) are different things.
You can save a waveform to view it afterwards. There are various waveform viewers which will allow you to view such files. But a simulator is a tool which generates those waveform.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top