Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing Simulation problem

Status
Not open for further replies.

blimp

Junior Member level 2
Joined
May 10, 2001
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
51
Hi,
I meet critical problems during the timing simulation after back-anotation.
Functional simulation is ok but when trying to do the timing simulation on Modelsim, most of the signals on Modesim are red colours I can see.

Who knows or experieces this? Although I try to solve this problem, I can't do that
I need somebody to help me to save the design time of my project.
 

nand_gates

Advanced Member level 3
Joined
Jul 19, 2004
Messages
892
Helped
175
Reputation
350
Reaction score
51
Trophy points
1,308
Activity points
6,834
Find out uninitialized flops in ur design initialize them to first '1' or '0' at the
begining of the simulation. If ur design contains memories replace them with
gate level model.
 

haytham

Full Member level 4
Joined
Jun 6, 2004
Messages
229
Helped
16
Reputation
32
Reaction score
2
Trophy points
1,298
Activity points
1,365
do you have any error messges of setup or hold time violations.
if you have then the synthesized circuit is not meeting the timing constraints. You need either to relax the clock or to analyze your negative slack paths and try to break them with DFFs.

Thanks
Haytham
 

caplash_vlsi

Member level 2
Joined
Nov 1, 2006
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,502
its a bit painful but very effective....wat u can do is that use the option of stepping from modelsim......that way u can check each n every statement being executed....and find bugs....also check for negative slacks in ur design and try breaknig the critical paths with flops inserted in between...............
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top