Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

timing constraints - choosing proper values

Status
Not open for further replies.

sajjadedaboard

Newbie level 1
Joined
May 14, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Timing constraints

Hi,
I'm a beginner in fpga design and have a question.
I don't know how to setup Timing constraints.I know the path but i don't know how to choose proper values!
Xilinx ISE 9.1
Spartan II
please help.[/u]
 

Re: Timing constraints

sajjadedaboard said:
Hi,
I don't know how to setup Timing constraints.I know the path but i don't know how to choose proper values!
Xilinx ISE 9.1
Spartan II
please help.[/u]

Hi,

To know all this timing related stuffs you can reffer this book.

https://depositfiles.com/en/files/corvdmtaa

Hth
--
Shitansh Vaghela[/url]
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top