Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing budgetting in design compiler

Status
Not open for further replies.

cafukarfoo

Full Member level 3
Full Member level 3
Joined
Jul 25, 2007
Messages
170
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,510
Timing budgetting

Hello All,

Do you guys have any good foils or any idea on reference to the timing budget for a chip level and block level?

Thanks.
 

Re: Timing budgetting

Generally, 60 and 40% are used for time budgeting for setting input or output delays.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top