Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

time skew including in hold/setup time problems

Status
Not open for further replies.

yamini1909

Newbie level 4
Joined
Dec 6, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,311
time skew

how to include time skew in hold/setup time problems?
 

Syswip

Advanced Member level 4
Joined
Nov 11, 2009
Messages
119
Helped
12
Reputation
24
Reaction score
4
Trophy points
1,298
Activity points
1,859
Re: time skew

Do you want to consider clock skew during synthesis?
If yes you only need to put skew to your clock and synthesis tool will include it during timing calculation.

Syswip,
http://syswip.com/
 

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
151
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,314
You can set the clock uncertainty for the clock to consider the skew issue
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
you can play with the set_clock_latency commands for playing with skew in the earlier stages (synthesis and placement).
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top