Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Time Response Problem

Status
Not open for further replies.

anishsingh

Junior Member level 2
Joined
Feb 27, 2012
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,421
Firstly I want to thank ppl here for helping me out with my previous problem of bias point disturbance of op amp.. it was a great help !

I have designed a low pass butterworth filter using 180 nm cmos technology. The frequency response is coming out fine and phase margin 48 deg (by stb analysis). The problem is that the transient step response seems to be incorrect and is coming as shown in fig. ( I am really sorry for the bad drawing as i made it up in paint) . The problem is that the output just does not come down at all !

I am providing 1 volt step input of 5 ms period + 990 mV (DC Bias to keep mos in saturation). The o/p response is climbing up to 2.2 volts and staying there. My supply voltage is 3.3 volts.

Thanks Again !
 

Attachments

  • resp.bmp
    1.5 MB · Views: 42

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top