Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The transient simulation of finfet inverter

Status
Not open for further replies.

rosaeidi

Full Member level 2
Joined
Dec 19, 2006
Messages
143
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,129
Hi

I used finfet model of "http://ptm.asu.edu/" to design an inverter.
The transient simulation is attached. What can I do to correct the waveforme?



I can fix it with increasing the pfet size. But with a large value!
 
Last edited:

No idea. Maybe the FINFET is just a crappy FET (as early
developmental devices often are). Maybe you should step
back, look at some properly biased individual device DC I-V
curves (maybe against some known-good regular FETs) and
be sure the FINFET is actually useful, not just interesting.
And of course looking at real data is an opportunity not to
be missed, if you can find some.

After all, what could possibly go wrong with a FET that has
four interfaces instead of one, and is a 3-D instead of 2-D
problem?
 

A lot of papers have used this model.
I can fix it with increasing the pfet size (*20). But with a large value! I think itn't logical.
 

A single curve's worth of data is worth more than any further
conjecture. If you have these papers perhaps there is some
way for you to sanity-check the pmos model result.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top