Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The Schematic input in QII problem

Status
Not open for further replies.

Eiffel.Z

Newbie level 6
Joined
Dec 7, 2007
Messages
14
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Location
China
Activity points
1,360
Hi,
Now I design the module_A, define the output[15:0] Data_reg
then I design the 2 module, RAM0, and RAM1.
I want to give Data_reg[15:8] to RAM1 and Data_reg[7:0] to RAM0. I use the Schematic design. but I cant separate the Data_reg[15:0] by the wires. How can I do?
 

btminzon

Full Member level 2
Joined
Jun 12, 2006
Messages
122
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Location
Brazil
Activity points
2,144
Have you ever tried to use a bus, and then separete? for example, you will take all the data[15..0] out by the bus, and then, to wire then until your location. Don´t forget to name the bus, for example, data_reg[15..0] and then naming the wires, for example data_reg[4]. good luck!!

Breno
 

    Eiffel.Z

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top