Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The relationship between Vdsat and Vth(sat)

Status
Not open for further replies.

jamesbond939

Newbie level 4
Joined
Dec 9, 2009
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
This is a basic question.

From the square-law model:
Vdsat = Vgs - Vth

If Vth of a process increase, we'll need higher Vgs to turn the device on right? In other words the Vdsat will remain the same for different Vth?

Why do we say that when Vth of a process increase, the headroom will decrease?
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,690
Reputation
5,360
Reaction score
2,291
Trophy points
1,393
Location
Germany
Activity points
44,085
Re: Vdsat and Vth(sat)

jamesbond939 said:
Vdsat = Vgs - Vth
What you name "Vdsat" just marks the transition voltage between the linear (or triode) and the saturation region (or the transition from weak to moderate/strong inversion) for any drain current Id, see the dotted curve in this Id vs. Vds plot from Wiki; it has nothing to do with the saturation voltage of an individual MOSFET.

jamesbond939 said:
If Vth of a process increase, we'll need higher Vgs to turn the device on right?
Right.

jamesbond939 said:
In other words the Vdsat will remain the same for different Vth?
Yes, by your definition. But again: it's not the saturation voltage!

jamesbond939 said:
Why do we say that when Vth of a process increase, the headroom will decrease?
Because the difference between the supply voltage and the needed Vgs decreases. The headroom for the control voltage decreases.
 

ankitgarg0312

Full Member level 2
Joined
Feb 8, 2008
Messages
140
Helped
20
Reputation
40
Reaction score
7
Trophy points
1,298
Location
india
Activity points
2,109
Re: Vdsat and Vth(sat)

we use mosfets in diode configuration a lot of time to generate bias and current sources,,,
these diode are made by connecting drain and gate terminals so vds=vgs and device will be always in saturation forever...

with increase in vth u will increase vgs to maintain overdrive for mosfet ,,,
increase in vgs will increase vds in diode configurations so voltage headroom for other devices (m1) will decrease .... see diagram in attachment
 

jamesbond939

Newbie level 4
Joined
Dec 9, 2009
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
Re: Vdsat and Vth(sat)

Thanks for the reply. I have some further questions.

Assume my design does not contains diode connected structures.
Also assume that there's no reduction in supply voltage.

I'm only using simple current mirror and high-swing cascode current mirror. Will the increase in Vth reduces the voltage headroom for my design.

I know that the cascode current mirror might have this problem because it needs 2VDsat+Vth in order for both of the transistor to be in saturation. But in high-swing cascode current mirror, I only need 2VDsat to make sure that the transistors is in saturation.

Does that mean that for current mirror design, we only need to worry about voltage headroom when the Vth increase for cascode structure?

Is there any other structures other than cascode current mirror and diode-connected transistor in analog design that have the problem with voltage headroom when the Vth increase?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top