Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The relation between an ADC's Sample-rate, Bandwidth and it's S/H Speed

Status
Not open for further replies.

naalald

Full Member level 4
Joined
Dec 2, 2006
Messages
216
Helped
30
Reputation
54
Reaction score
5
Trophy points
1,298
Activity points
2,625
When they say, for example, a 125 MSps ADC with 2.2 GHz analog bandwidth:
1- This is called undersampling (or sometimes IF sampling), right?
2- What should the speed (the maximum clock frequency) of the input S/H be?
 

jjx

Advanced Member level 4
Joined
Sep 12, 2008
Messages
116
Helped
32
Reputation
64
Reaction score
33
Trophy points
1,308
Location
Scania
Activity points
2,226
1) Not necessarily, there could be other reasons for wanting a very high input bandwidth. The application could be very sensitive to attenuation in passbands, group/phase delay, etc., which would be affected by a bandwidth limitation. Now, in this case, 2.2 GHz is quite much higher than 125 MSps and I suppose they hint that the ADC can be used for subsampling (undersampling?).

2) 125 MHz in terms of switching speed, but settling time for components inside the S/H obviously has to track the 2.2 GHz bandwidth without distorting the signal.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top