Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The procedure of pll design

Status
Not open for further replies.

incol

Full Member level 2
Full Member level 2
Joined
Jan 18, 2005
Messages
143
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,077
Hi, everyone. I want to design a PLL, and never have designed it before. Could you tell me what the procedure of pll design? Is it firstly caculate each blocks' spec, phase noise, bandwidth, Kvco and so on, then do each block design?
Thanks you very much!
 

You can design a synthesizer using ADF4153 PLL chip.....

Have a look at the details of ADF4153 here:
**broken link removed**

There is simPLL application using which you can design your loop filter from this software, you will also get all the circuit parameters you mentioned:
**broken link removed**
 

Thanks. But is seems a tool to select the product. Does it can caclulate the spec and do simulation? thanks!
 

But is seems a tool to select the product. Does it can caclulate the spec and do simulation?

Yes it can initially you will select a PLL chip and you can do simulation as well.

It will be very helpful to you.

Similar type of simulator is also present in National semiconductor for their PL chips.
 

ok, thanks a lot
 

Before starting your design, you must understand PLL design spec for your specific application.
Then you select suitable structure-> have behavior model simulation-> specify block spec-> design block circuit->run corner simulation->Build the top-level->Run top-level simulation->
 
  • Like
Reactions: lifusu

    lifusu

    Points: 2
    Helpful Answer Positive Rating
Just FYI.

For your PLL development and evaluation.
"Boosting PLL Design Efficiency From free-running VCO characterizations to closed-loop PLL evaluations"
**broken link removed**

Here's the product web-site that introduced on above application note.
**broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top