Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The problem about current mirror

Status
Not open for further replies.

rockycheng

Member level 5
Joined
Feb 4, 2005
Messages
91
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Activity points
864
Hi,

I found that the currents of both sides of a current mirror (no matter whether it's P or N MOS) is not the same, even if they have exactly the same transistor dimensions. And the current ratio is not equal to W/L ratio. Thus I have to reduce the value of the left current source to get the right current in another side. It seems very strange. Could anybody help me out?
Thanks![/b]
 

do you check the VDS is the same also ??
the VDS is also a parameter in the current equation.
 

Hi rocky,

Pls tell me, u used what types of current mirror?? Is it a simple current mirror?? I would suggest u to use a high-swing cascode current mirror. Coz it give u a good load (gmro2) for gain
 

Like alchen said, it is important to maintain the VDS equal for small length transistors because of channel length modulation effects. So, make sure you repeat this with bigger lengths and aspect ratios. It should get better.

Finally, simple current mirrors are not useful. So, try cascode if you want to have similar performance on both sides
 

I think there must be a error for the mirrored current for the current mirror.

In the BIpolar or Mos process, the relative error of mirror is improved by increasing the ouput resistance .
 

Is this for a simulation or actual Silicon?
If actual Silicon the layout is probably responsible for the offset.
 

Lenght modulation is the guilty , so you need to make a cascode to increase the rds
 

Have you try add resistor between source and the supply. It should be help to the current matching
 

the reason is most probably due to different Vds.use a configuration that has high rout may be cascode or folded cascode
 

Simulate with same Vds across the 2 transistors.
You would not observe any difference in the currents
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top