Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the priority order of synthesis constraints?

Status
Not open for further replies.

huckle189

Newbie level 5
Newbie level 5
Joined
Jun 22, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
There are many types of constraints - false, multicycle, set_input_delay, set_output_delay, etc

Can anyone give a complete list of the order is which constraints have priority?

Thanks,
 

I think there's no priority order for some constrains. Because most of them MUST be set, missing anyone will not get correct result.

To setup the constrains I think you need to do in the following step:
1. define clocks: period, skew, etc
2. I/O timing: input/output delay
3. exceptions: false path, multi-cycle path
4. special setting: max_delay, min_delay, etc.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top