the p+ resistor in analog design

[John Xu]

Hi,
We used the p+ resistor in our design. We know there are some parasitic reversed pn junction capacitance for p+resistor. I want to know is it this parasitcic junction capacitance has been included in the spice model? i.e., the pre-layout design has considered this effect when spice simulation?


Thanks in advance

 

[omsi]

Hi,
We used the p+ resistor in our design. We know there are some parasitic reversed pn junction capacitance for p+resistor. I want to know is it this parasitcic junction capacitance has been included in the spice model? i.e., the pre-layout design has considered this effect when spice simulation?


Thanks in advance

hi,
yes the parasitic junction capacitance is considered in prelayout simulation.

 

[sambireddy]

not only for the p+ resistor , all the components parasites are included in the prelayout simulation as icecaps.

 

[John Xu]

Hi,
We used the p+ resistor in our design. We know there are some parasitic reversed pn junction capacitance for p+resistor. I want to know is it this parasitcic junction capacitance has been included in the spice model? i.e., the pre-layout design has considered this effect when spice simulation?


Thanks in advance

hi,
yes the parasitic junction capacitance is considered in prelayout simulation.

Hi, omsi
thanks for the reply!

I replaced the p+resistor with an ideal resistor and redo the simulation, but found the bandwidth has no any descrepancy. The p+resistor is the load of the diff pair. As my understanding, the parasitic pn capacitance should affect the bandwidth if it is inclueded in simulation.

Have you any idea?
Thanks

 

[fendy]

You can call your process admin to provide you the parasitic parameter .Good Luck!

 

[Hughes]

Hi,
We used the p+ resistor in our design. We know there are some parasitic reversed pn junction capacitance for p+resistor. I want to know is it this parasitcic junction capacitance has been included in the spice model? i.e., the pre-layout design has considered this effect when spice simulation?


Thanks in advance

It depends on the model. You can view the model file to find whether the parasitic junction is included. Chances are junction capacitance is not included, but voltage coefficient is include.

 

[alenhan]

if you have P+ resistor model, it should be included in spice model

 

[John Xu]

if you have P+ resistor model, it should be included in spice model

I checked my P+resistor, it just contains the voltage and temperature parameter,no parasitic capaciatne included, just as Hughes said.

Thanks