Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The output of DCM inside FPGA leaks to the input?

Status
Not open for further replies.

tiger_shark

Member level 1
Joined
Feb 20, 2006
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,783
Signal leakage in DCM?

Hi again,

I have another quesiton for you. I am using Spartan 3-1500 and clock it using an 108 MHz XTAL. the clock goes directly into a DCM and 27,54 are generated. However, when I probe the input clock pin on FPGA, I see spurs of 27 and 54 and 81 in there. Maximum clock speed on the board is 108 MHz.

Does anyone knows whether or not it is possible that the output of DCM inside FPGA reflects back (leaks) to the input and that's what I am seeing?

Thanks in advance,
Regards - TS
 

vsgiri

Member level 5
Joined
Feb 24, 2006
Messages
86
Helped
10
Reputation
20
Reaction score
3
Trophy points
1,288
Activity points
2,140
Signal leakage in DCM?

Hi tiger_shark,

The 108MHz crystal that you use is an overtone crytsal - most likely with a fundamental of 27MHz. So this is the third overtone.

In an overtone crystal operation, the fundamental would be attenuated but would not be zero.

My guess is this is the reason for the spurs.
Comments welcome.

Giri
 

tiger_shark

Member level 1
Joined
Feb 20, 2006
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,783
Re: Signal leakage in DCM?

Hi,

Thanks for the comnent. It is actually a good hint and thanks for sharing it. However, in my case, I am now clocking the circuit using a fine signal generator which has no spur or harmonic frequency. If FPGA is powered down, no spur or harmony is seen on the clock signal, but when FPGA is working , ugly stuff is observed on the clock...

THanks,
TS
 

EDALIST

Full Member level 2
Joined
Nov 27, 2004
Messages
131
Helped
12
Reputation
24
Reaction score
0
Trophy points
1,296
Activity points
992
Re: Signal leakage in DCM?

look like some layout problem, you might need to filter the fpga supply, and put some good bypass capacitors near it, mabee your ground connections are not good, also mabee you have reflections on your clock line beacuse of poor termination.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top