Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The OPAMP's Gain ,BW in the SDM modulator

Status
Not open for further replies.
M

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
367
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,526
Dear all :
Now I design a 16bits/20bits SDM ADC, Now I must design every-oder 's OPAMP Gain /BW /Setting time, Does anyone have good document or good method to define it.Does any good good behavior tools can simulate it Or Other good methods, Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top