Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the offset of the dynamic comparator

Status
Not open for further replies.

swolf

Newbie level 6
Joined
Nov 27, 2007
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,377
offset, dynamic comparator

I am designing a comparator which allows +- 50mV offset, is the architecture attached here easy to achieve the specification? the process is 0.18um, and the power supply is 1.8V.
thank you in advance!
 

dynamic comparator offset

offset depends on the process... i mean length width and other factors... so just with a circuit it is hard to say... you would have to simulate to find out...
 

i think it can i tried this comparator for 100M adc
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top