Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The "noise" floor of fft waveform in HSPICE

Status
Not open for further replies.

flamingo

Member level 4
Joined
Jan 10, 2005
Messages
73
Helped
6
Reputation
12
Reaction score
5
Trophy points
1,288
Activity points
717
The lowest "noise" floor of FFT in Hspice is about -110dB due to my simulation results, and noise floor of output signal is only -65dB. You can refer to the pic below.

what does lead to the high "noise" floor in fft analysis, the circuit noise or simulator error? what about the value of the noise floor that we can accept for a design? and most important thing is how to reduce it to a acceptable level.

My amplifier works as signal conditioning before a 10bit ADC.

2005_12_18_71931_971931.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top