Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The maximum sampling rate and bit per stage in pipelined ADC

Status
Not open for further replies.

m_mosazadeh

Member level 4
Joined
Apr 25, 2004
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
iran
Activity points
350
pipelined adc

hi all

what is the maximum achievable sampling rate with piplined adc?

what is the maximum bit per stage in piplined adc?



thanks
 

terryssw

Full Member level 3
Joined
Apr 18, 2004
Messages
176
Helped
20
Reputation
40
Reaction score
6
Trophy points
1,298
Activity points
2,312
Re: pipelined adc

such maximum value must be specified at the same time with the resolution. different resolution have different maximum speed achievble.
In CMOS, 8-10bit pipelined ADC fs,max is around 200 MHz.

Maximum bit per stage depends on the typical applications, but usually maximum 3.5b per stage. more bit per stage leads to slower sampling and large power consumption, thus high-speed pipelined usually use 1.5 bit per stage (i.e minimum one)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top