Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
such maximum value must be specified at the same time with the resolution. different resolution have different maximum speed achievble.
In CMOS, 8-10bit pipelined ADC fs,max is around 200 MHz.
Maximum bit per stage depends on the typical applications, but usually maximum 3.5b per stage. more bit per stage leads to slower sampling and large power consumption, thus high-speed pipelined usually use 1.5 bit per stage (i.e minimum one)