Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the depletion device in cmos analog design

Status
Not open for further replies.

chang830

Full Member level 5
Joined
Feb 11, 2006
Messages
268
Helped
14
Reputation
28
Reaction score
3
Trophy points
1,298
Activity points
3,436
Our cmos process provide three FET device types, which are high Vt, low Vt and depletion device.

Can anyone tell me in what conditions the depletion devices used in design? Is any concern(such as mismatch, product yield etc..) in using these devices?

Thanks
 

paulux

Advanced Member level 4
Joined
May 16, 2005
Messages
112
Helped
11
Reputation
22
Reaction score
2
Trophy points
1,298
Activity points
2,339
depletion device is mainly be used as a resistor with Vgs=0.
 

slchen

Member level 2
Joined
Nov 23, 2005
Messages
46
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
CC
Activity points
1,647
In some I/O circuits, the depletion device is used to improve the driving capacity.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top