chang830
Full Member level 5
- Joined
- Feb 11, 2006
- Messages
- 267
- Helped
- 14
- Reputation
- 28
- Reaction score
- 3
- Trophy points
- 1,298
- Activity points
- 3,425
Our cmos process provide three FET device types, which are high Vt, low Vt and depletion device.
Can anyone tell me in what conditions the depletion devices used in design? Is any concern(such as mismatch, product yield etc..) in using these devices?
Thanks
Can anyone tell me in what conditions the depletion devices used in design? Is any concern(such as mismatch, product yield etc..) in using these devices?
Thanks