Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TFT Gate-driver Start-up

Status
Not open for further replies.

elliot_cai

Newbie level 4
Joined
Apr 5, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,323
The power start sequence been showed in PIC, how can I protect my chip if the sequence run mistake?
Like the PIC show, the sequence is VCC-VEE-VGG when the power up and reversed when the power down, I want insure that when the sequence wrong, the chip don't work. How can I design the internal circuits?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top