Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

test vector generating s/w..

Status
Not open for further replies.

angu

Member level 3
Joined
Nov 5, 2007
Messages
59
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
1,663
Hi Good Mrng to all...
Is there any software to generate test cases, test vectors for given digital circuit specification or functionality?
Thanx in advance
 

You can use PERL to generate test vectors for your testbench. PERL can also be used to automate your verification process.
 

vlsi_whiz,can you detail your method using Perl?

The detailed flow is ???

BR.
ls000rhb
 

perl is not a tool to generate test vectors. But perl would definitely help, if you know the design, if you know the verification method, and of course you will have to know how does your test vectors look like? It can only automate a processs if you know the logic, it cannot generate logic.
Kr,
Avi
http://www.vlsiip.com
 

Depending on your specification, some standards give you test codes. other standard you have to write your own C/Matlab code.

C++ fixed point -> HDL-> FPGA is a standard flow.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top