Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

test setup for ASIC chip

Status
Not open for further replies.
siva_7517

siva_7517

Full Member level 2
Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
2,401
Hi there,

I have successfully fabricated and packaged ASIC chip for FFT application. This chip has 76 IO pads. I would like to know wat is the test setup and equipments that are needed to test this chip. I need to generate and input pattern to the chip and the output will be in logic analyzer. Any reading material or tutorial will good start for me.
Thanks in advance.

Siva
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top