Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Test Pattern for input to the FPGA

Not open for further replies.


Member level 5
Jul 6, 2007
Reaction score
Trophy points
Activity points
fpga test pattern generation

hello ........

my problem is the input to the FPGA......

if my program required the 32 bit data till 32 clk cycles then
it is very time consuming process to give the input manually on each clk pulse,
and chances of error would be greater.

if we write the testbench then it is not synthesizable so we can not download it into FPGA.
is there any synthesizable testbench?????
can we download testbench on FPGA????

or is there any other method to give input to the FPGA????

many many thanks in advance
amit gangwar

test fpga

Why not create your own test pattern generator using another FPGA as the source for the test pattern. That way you can easily modify the test pattern. Granted it is a hardware solution but it will be more representative of real life.


test patterns fpga

Yes, why not, you can write synthesizeable testbenches. Its really how you code them.
Look at this testbench,
this is mostly synthesizeable, apart from
1. initial value given to tb_counter, which you can change to putting a reset to it,
2. internally generated clock, you can change it to a clk input
3. There are no ports, but you can always, put a reset and clk port in it
Then your testbench would become synthesizeable.
It is generally recommended to write tb code whic his as far as possible synthesizeable.

hi nxtech..
you mean to say that i have to implement a logic or hardware desogn which will generate the particular sequence which we can use as test pattern.???

thanks for reply

amit gangwar

Added after 17 seconds:

hi avimit....

you mean write a test bench simply and then give clk and reset as a port
and generate other input internally...
ok i will try it.

thanks in advance

amit gangwar

just continuing the topic.
is there any way i feed data from pc and get the output to the pc to analyze the results.
I heard matlab cand do this.
can anyone shed more light on this....

yes you can use parallel port or if you need more speed use EZ_USB from cypress

Not open for further replies.

Part and Inventory Search

Welcome to