Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Test bench in verilog

Status
Not open for further replies.

verilog_always

Member level 2
Joined
Dec 27, 2006
Messages
43
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,552
Hi all ,
I am getting problem when ioport_signal is inout port
while writing in test bench I cannot declare it as register,,,,, What should i do to pass some value to that ioport_signal......

eg...
module eg(ioport_signal, clk)
inout ioport_signal;
input clk;
,,,,,,,,,while writing into test bench, how to pass value to inout pin....

Thanx
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
636
Reputation
1,270
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
Try this. It drives some_value onto ioport_signal when enable_output is true:
assign ioport_signal = enable_output ? some_value : 1'bz;
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top