Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Techniques for reducing insertion delay

Status
Not open for further replies.

sim_333

Junior Member level 3
Joined
Jul 4, 2007
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Activity points
1,426
Hi

I am doing CTS using Encounter. Can any one suggest me any techniques for reducing insertion delay in a design.

Thanks
 

few quick ones

u can cut the long nets and add buffers
resizing buffers
 

You can try this
1. Check for old (huge) clock buffer delay in the clock path and fix it by reworking on the Clock Tree.
2. Apply a tighter (network) latency constraint.
 

dear dude,

Add buffers , adjust the size of buffers so that slew

can be adjusted.

phutane
 

Hi all...

Regarding one of replies:-

rkadarla
Re: Techniques for reducing insertion delay

few quick ones

u can cut the long nets and add buffers
resizing buffers

Dear rkadarla,

i found your answer interesting !!

Can u please give me a clear and detailed idea about what u really meant by cutting long nets and add buffers?
Actually i want to know is there any relationship between cutting long nets and adding buffer and how will we get advantage bu cutting long nets??

Thanks in advance

sazzad
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top