Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SystemVerilog, OVM, Specman-e, eRM Training

Status
Not open for further replies.

kushagrak

Member level 2
Joined
Feb 27, 2008
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,507
system verilog ovm assertion

Hi All,

StellarIP Solutions Hyderabad is offering expert training on SystemVerilog Language for Verification , Assertion Based Verification ,Verilog Simulation with cadence IUS tool, OVM ( Open Verification Methodology), Specman-e language and eRM (e Reuse Methodology).

Contact:
StellarIP Solutions Pvt.Ltd
Ph: 040-23417799
e-mail: training@stellarip.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top