Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

systemverilog assertions

Status
Not open for further replies.

krishna_1980

Junior Member level 3
Joined
Jan 4, 2006
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,457
sv assertions

hi

I know the basics of SV. I am having a doubt, is it enough to learn SV ASSERTIONS to do a complete full project (verifying) or should i learn the whole SV like classes, interfaces, random constraints and so on.

thanks in advance
 

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
646
Helped
85
Reputation
170
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,946
systemverilog assertion class

krishna_1980 said:
hi

I know the basics of SV. I am having a doubt, is it enough to learn SV ASSERTIONS to do a complete full project (verifying) or should i learn the whole SV like classes, interfaces, random constraints and so on.

thanks in advance
Hi Krishna,
Depends on what your primary role is - are you a RTL designer doing some verification or Verif engineer? The reason I ask that is, learning class and associated good practices will take time and usually RTL engineers won't have that luxury of learning it all in one go. As you said you are already familiar with SVA, that's a good sweet spot for RTL guys to start with and if your company has formal tools, that's a great way to test your modules without testbenches (We showed that in our SVA & PSL books).

(Now a plug-in from my company side):

As we have seen this with several companies, I have put together a set of slides that would exactly address this problem - "Incremental Adoption of SystemVerilog". I would be glad to come and deliver it at your company say for 1 hour or so (free of cost). Let me know if you are based in Bangalore and are interested via email at ajeetha <> gmail.com

HTH
Ajeetha, CVC
www.noveldv.com
 

krishna_1980

Junior Member level 3
Joined
Jan 4, 2006
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,457
sv +assertions

Dear Ajeetha,

I am not working in any comp. i want to know is it possible to verify a project completely by using only SVA'S.
 

yaseen1

Member level 1
Joined
May 20, 2006
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,582
assertions in sv classes

Assertions should use with respect you RTL code .
Suppose you have some failures in overall verification.
If you have FIFO's in design, may be the failures because of overflow and underflow
These assertions will be useful to find out where the exact problem
 

vizpal

Member level 2
Joined
Apr 26, 2007
Messages
44
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,519
SVA is only used to very simpler designs than complex ones... The reason being that, for complex designs => more states => more simulation runs
 

natg9

Member level 3
Joined
Jul 17, 2008
Messages
56
Helped
7
Reputation
14
Reaction score
0
Trophy points
1,286
Activity points
1,588
Can anybody of u explain what do u mean by verifying RTL without testbenches

i am suppose to do a project using SVA

Can anybody list the must reads before i start



regards
natg
 

Digital-L0gik

Member level 2
Joined
Jan 26, 2009
Messages
44
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
1,577
To do complete verification you should have a complete test bench and employ the class features of sv as needed. Simple duts do not require something like a class for verification. Assertions are good to verify protocol type design features. Incorporating assertions in your dut code and adding them in your test bench help simplify the complexity of any given test for your dut. Use assertions as needed. Again, sv assertions are great to verify protocol (need ack after 3 clock cycles after req, verify this with an assertion). However, using classes and providing constrained random stimulus is a good way to verify your design. SVA is a simply a tool to help verify your design and should not be used alone to verify a design.
 

ljxpjpjljx

Advanced Member level 3
Joined
May 5, 2008
Messages
972
Helped
80
Reputation
162
Reaction score
55
Trophy points
1,308
Location
Shang Hai
Activity points
4,679
I think SVA can help designer to check its DUT more efficiently , so the basic usage should be learned!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top