Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SystemC , Systemverilog , vera , specman...

Status
Not open for further replies.

pandey.kapil@gmail.com

Newbie level 1
Joined
Sep 8, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
vera and specman LRM

Hi,

who go get the LRM of specman and vera?

Added after 13 minutes:

Hi

How i can learn specman,I realy want to learn this.
So kindly inform me how go get LRM or any document related to specman


Thanks
 

Thomson

Full Member level 3
Joined
Oct 15, 2004
Messages
181
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,400
the following diagram basicly illustrates the SystemVerilog and other languages's development flow:


in addition, since SystemVerilog and SystemC are open languages and have many tool vendors to support them such that you're not restricted to only one tool vendor, which can bring you much flexibility and freedom.

in my opinion, proprietary languages such as e and openvera will doom to go to die.

currently many tool vendors such as Mentor and synopsys and other vendors has supported all or many of the features provided by Systemverilog. and SystemC is widely supported among the eda tool vendors, which is fundamentally a modeling language which leverage your modeling efficiency.


all the materials about SystemVErilog can be searched in the web of [url]www.accellera.com[/url], SystemVerilog is presided by this organization.
 

brianhe

Junior Member level 1
Joined
Jul 4, 2002
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
247
Specman is great but also expensive.
System verilog is well defined but sill not mature and well supported
 

sansprint

Junior Member level 2
Joined
Sep 1, 2005
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,500
you can go to synopsys'free download,there is lrm
 

ldm

Member level 1
Joined
Oct 14, 2005
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,632
sansprint, where can I download OpenVera or SystemVerilog?
 

hayang

Newbie level 6
Joined
Dec 17, 2003
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
70
i don't know why someone said "systemVerilog is slow", from general understanding, using any third party EDA tool will make the simulator slow. But if we use systemVerilog we don't need any third-party tool through PLI interface. so, using systemVerilog is faster. is my understanding correct?
 

asilic

Newbie level 1
Joined
Jan 19, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
8
in my company,now using E ,vera and systemC ,but not systemverilog,is there any tools support systemverilog now?
 

vikadik

Member level 4
Joined
Dec 3, 2004
Messages
77
Helped
8
Reputation
16
Reaction score
4
Trophy points
1,288
Activity points
593
All major companies like cadence ( SOC encounter ), Magma have updated there tools for using SV.
 

ljxpjpjljx

Advanced Member level 3
Joined
May 5, 2008
Messages
972
Helped
80
Reputation
162
Reaction score
55
Trophy points
1,308
Location
Shang Hai
Activity points
4,679
now SV is very popular for verification and design !
SystemC can be very useful for agrithem modeling!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top