Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

System C modeling as a reference model to verify RTL

Status
Not open for further replies.

incisive

Member level 4
Member level 4
Joined
Jul 22, 2005
Messages
77
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,798
Hello all,

It would be very kind of u, if u look at the following query.

How can i verify a rtl block, if i have a same block in system C by using it as a reference model. What i have learnt from Sys C is that it is based on TLM model and does not use any clock to assert or deassert a signal. So how can it be reference with only the transactions.

Thanks & Regards
Raghu.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top